Item location: North Carolina, United States
Attiny84
Shipping to: United States, Canada, United Kingdom, Denmark, Romania, Slovakia, Bulgaria, Czech Republic, Finland, Hungary, Latvia, Lithuania, Malta, Estonia, Australia, Greece, Portugal, Cyprus, Slovenia, Japan, China, Sweden, Korea, South, Indonesia, Taiwan, South Africa, Thailand, Belgium, France, Hong Kong, Ireland, Netherlands, Poland, Spain, Italy, Germany, Austria, Bahamas, Israel, Mexico, New Zealand, Philippines, Singapore, Switzerland, Norway, Saudi Arabia, Ukraine, United Arab Emirates, Qatar, Kuwait, Bahrain, Croatia, Republic of, Malaysia, Chile, Colombia, Costa Rica, Dominican Republic, Panama, Trinidad and Tobago, Guatemala, El Salvador, Honduras, Jamaica, Vietnam, Uruguay, Brazil, Antigua and Barbuda, Aruba, Dominica, Saint Lucia, Barbados, Bolivia, Ecuador, Egypt, Iceland, Jordan, Cambodia, Sri Lanka, Martinique, Maldives, Nicaragua, Oman, Peru, Paraguay
This item will be shipped through the Global Shipping Program and includes international tracking. Learn more- opens in a new window or tab
* Estimated delivery dates- opens in a new window or tab include seller's handling time, origin ZIP Code, destination ZIP Code and time of acceptance and will depend on shipping service selected and receipt of cleared payment- opens in a new window or tab. Delivery times may vary, especially during peak periods.
8-bit Avr Microcontroller With 2k Bytes Flash Player
Features • Utilizes the AVR® RISC Architecture • AVR - High-performance and Low-power RISC Architecture
• • • • • • • • – 89 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Up to 12 MIPS Throughput at 12 MHz Data and Nonvolatile Program Memory – 1K Bytes of In-System Programmable Flash Endurance: 1,000 Write/Erase Cycles – 64 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles – Programming Lock for Flash Program and EEPROM Data Security Peripheral Features – One 8-bit Timer/Counter with Separate Prescaler – On-chip Analog Comparator – Programmable Watchdog Timer with On-chip Oscillator – SPI Serial Interface for In System Programming Special Microcontroller Features – Low-power Idle and Power Down Modes – External and Internal Interrupt Sources – Selectable On-chip RC Oscillator for Zero External Components Specifications – Low-power, High-speed CMOS Process Technology – Fully Static Operation Power Consumption at 4 MHz, 3V, 25°C – Active: 2.0 mA – Idle Mode: 0.4 mA – Power Down Mode: 1 XTAL1 clock cycle High: > 4 XTAL1 clock cycles Serial Programming Algorithm When writing serial data to the AT90S1200, data is clocked on the rising edge of SCK. When reading data from the AT90S1200, data is clocked on the falling edge of SCK. See Figure 35, Figure 36 and Table 20 for timing details. To program and verify the AT90S1200 in the serial programming mode, the following sequence is recommended (See four byte instruction formats in Table 17): 1. Power-up sequence: Apply power between VCC and GND while RESET and SCK are set to ‘0’. If a crystal is not connected across pins XTAL1 and XTAL2 or the device is not running from the internal RC oscillator, apply a clock signal to the XTAL1 pin. If the programmer can not guarantee that SCK is held low during power-up, RESET must be given a positive pulse after SCK has been set to ‘0’. 2. Wait for at least 20 ms and enable serial programming by sending the Programming Enable serial instruction to the MOSI (PB5) pin. 3. If a Chip Erase is performed (must be done to erase the Flash), wait tWD_ERASE after the instruction, give RESET a positive pulse, and start over from Step 2. See Table 21 on page 45 for tWD_ERASE value. 42 AT90S1200 AT90S1200 4. The Flash or EEPROM array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. An EEPROM memory location is first automatically erased before new data is written. Wait tWD_PROG after transmitting the instruction. In an erased device, no $FFs in the data file(s) needs to be programmed. See Table 22 on page 45 for tWD_PROG value. 5. Any memory location can be verified by using the Read instruction which returns the content at the selected address at the serial output MISO (PB6) pin. At the end of the programming session, RESET can be set high to commence normal operation. 6. Power-off sequence (if needed): Set XTAL1 to ‘0’ (if a crystal is not used or the device is running from the internal RC oscillator). Set RESET to ‘1’. Turn VCC power off. Data Polling EEPROM When a byte is being programmed into the EEPROM, reading the address location being programmed will give the value P1 until the auto-erase is finished, and then the value P2. See Table 18 for P1 and P2 values. At the time the device is ready for a new EEPROM byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the values P1 and P2, so when programming these values, the user will have to wait for at least the prescribed time tWD_PROG before programming the next byte. See Table 22 for tWD_PROG value. As a chip-erased device contains $FF in all locations, programming of addresses that are meant to contain $FF, can be skipped. This does not apply if the EEPROM is reprogrammed without first chip-erasing the device. Table 18. Read back value during EEPROM polling Part P1 P2 AT90S1200 $00 $FF Data Polling Flash When a byte is being programmed into the Flash, reading the address location being programmed will give the value $FF. At the time the device is ready for a new byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the value $FF, so when programming this value, the user will have to wait for at least tWD_PROG before programming the next byte. As a chip-erased device contains $FF in all locations, programming of addresses that are meant to contain $FF, can be skipped. Figure 35. Serial Programming Waveforms 43 Table 19. Serial Programming Instruction Set for AT90S1200 Instruction Format Instruction Byte 1 Byte 2 Byte 3 Byte4 Operation Programming Enable 1010 1100 0101 0011 xxxx xxxx xxxx xxxx Enable Serial Programming while RESET is low. Chip Erase 1010 1100 100x xxxx xxxx xxxx xxxx xxxx Chip Erase both Flash and EEPROM memory arrays. Read Program Memory 0010 H000 0000 000a bbbb bbbb oooo oooo Read H (high or low) byte o from Program memory at word address a:b. Write Program Memory 0100 H000 0000 000a bbbb bbbb iiii iiii Write H (high or low) byte i to Program memory at word address a:b. Read EEPROM Memory 1010 0000 0000 0000 00bb bbbb oooo oooo Read data o from EEPROM memory at address b. Write EEPROM Memory 1100 0000 0000 0000 00bb bbbb iiii iiii Write data i to EEPROM memory at address b. Write Lock Bits 1010 1100 1111 1211 xxxx xxxx xxxx xxxx Write Lock bits. Set bits 1,2=’0’ to program Lock bits. Read Signature Byte 0011 0000 xxxx xxxx xxxx xxbb oooo oooo Read Signature byte o from address b.(1) Note: a = address high bits b = address low bits H = 0 - Low byte, 1- High byte o = data out i = data in x = don’t care 1 = Lock Bit 1 2 = Lock Bit 2 Note: 1. The Signature bytes are not readable in Lock mode 3, i.e. both Lock bits programmed. 44 AT90S1200 AT90S1200 Serial Programming Characteristics Figure 36. Serial Programming Timing MOSI tSHOX tOVSH SCK tSLSH tSHSL MISO tSLIV Table 20. Serial Programming Characteristics, TA = -40°C to 85°C, VCC =2.7 - 6.0V (Unless otherwise noted) Symbol Parameter 1/tCLCL Oscillator Frequency (VCC = 2.7 - 4.0V) tCLCL 1/tCLCL Min Oscillator Period (VCC = 2.7 - 4.0V) Oscillator Frequency (VCC = 4.0 - 6.0V) tCLCL Oscillator Period (VCC = 4.0 - 6.0V) tSHSL Typ 0 Max Units 4 MHz 250 ns 0 12 MHz 83.3 ns SCK Pulse Width High 4 tCLCL ns tSLSH SCK Pulse Width Low tCLCL ns tOVSH MOSI Setup to SCK High 1.25 tCLCL ns tSHOX MOSI Hold after SCK High 2.5 tCLCL ns tSLIV SCK Low to MISO Valid 10 16 32 ns Table 21. Minimum wait delay after the Chip Erase instruction Symbol 3.2V 3.6V 4.0V 5.0V tWD_ERASE 18 ms 14 ms 12 ms 8 ms Table 22. Minimum wait delay after writing a Flash or EEPROM location Symbol 3.2V 3.6V 4.0V 5.0V tWD_PROG 9 ms 7 ms 6 ms 4 ms 45 Electrical Characteristics Absolute Maximum Ratings* Operating Temperature................. -55°C to +125°C Storage Temperature ................... -65°C to +150°C Voltage on any Pin except RESET with respect to Ground ................-1.0V to VCC+0.5V Voltage on RESET with respect to Ground...-1.0V to +13.0V Maximum Operating Voltage ...................... 6.6V DC Current per I/O Pin ........................ 40.0 mA DC Current VCC and GND Pins................ 200.0 mA 46 AT90S1200 *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. AT90S1200 DC Characteristics TA = -40°C to 85°C, VCC = 2.7V to 6.0V (unless otherwise noted) Symbol VIL VIL1 Parameter Condition Input Low Voltage (Except XTAL1) Input Low Voltage (XTAL1) Min Typ 0.3 VCC -0.5 -0.5 0.1 V VCC + 0.5 V VCC + 0.5 V 0.6 0.5 V V 0.6 VCC VIH1 Input High Voltage (XTAL1) 0.7 VCC(2) (RESET) V VCC + 0.5 (Except XTAL1, RESET) (3) V (2) Input High Voltage Input High Voltage Units (1) (1) VIH VIH2 Max 0.85 VCC (2) IOL = 20 mA, VCC = 5V IOL = 10 mA, VCC = 3V VOL Output Low Voltage (Ports B,D) VOH Output High Voltage(4) (Ports B,D) IOH = -3 mA, VCC = 5V IOH = -1.5 mA, VCC = 3V IIL Input Leakage Current I/O pin Vcc = 6V, pin low (Absolute value) 8.0 µA IIH Input Leakage Current I/O pin Vcc = 6V, pin high (Absolute value) 980 nA RRST Reset Pull-up Resistor 100 500 kΩ RI/O I/O Pin Pull-Up Resistor 35 120 kΩ mA Power Supply Current Active Mode, VCC = 3V, 4MHz 3.0 ICC Idle Mode VCC = 3V, 4MHz 1.0 mA V V WDT enabled, VCC = 3V 9 15.0 µA WDT disabled, VCC = 3V
Features • Utilizes the AVR® RISC Architecture • AVR - High-performance and Low-power RISC Architecture
• • • • • • • • – 118 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Up to 10 MIPS Throughput at 10 MHz Data and Nonvolatile Program Memory – 2K Bytes of In-System Programmable Flash Endurance 1,000 Write/Erase Cycles – 128 Bytes of SRAM – 128 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles – Programming Lock for Flash Program and EEPROM Data Security Peripheral Features – One 8-bit Timer/Counter with Separate Prescaler – One 16-bit Timer/Counter with Separate Prescaler, Compare, Capture Modes and 8-, 9- or 10-bit PWM – On-chip Analog Comparator – Programmable Watchdog Timer with On-chip Oscillator – SPI Serial Interface for In-System Programming – Full Duplex UART • Special Microcontroller Features – Low-power Idle and Power Down Modes – External and Internal Interrupt Sources • Specifications – Low-power, High-speed CMOS Process Technology – Fully Static Operation Power Consumption at 4 MHz, 3V, 25°C – Active: 2.8 mA – Idle Mode: 0.8 mA – Power Down Mode: 2 XTAL1 clock cycle High: > 2 XTAL1 clock cycles Serial Programming Algorithm When writing serial data to the AT90S2313, data is clocked on the rising edge of SCK. When reading data from the AT90S2313, data is clocked on the falling edge of SCK. See Figure 54, Figure 55 and Table 29 for timing details. To program and verify the AT90S2313 in the serial programming mode, the following sequence is recommended (See four byte instruction formats in Table 28): 1. Power-up sequence: Apply power between VCC and GND while RESET and SCK are set to ‘0’. If a crystal is not connected across pins XTAL1 and XTAL2, apply a clock signal to the XTAL1 pin. In some systems, the programmer can not guarantee that SCK is held low during power-up. In this case, RESET must be given a positive pulse of at least two XTAL1 cycles duration after SCK has been set to ‘0’. 2. Wait for at least 20 ms and enable serial programming by sending the Programming Enable serial instruction to the MOSI (PB5) pin. 65 3. The serial programming instructions will not work if the communication is out of synchronization. When in sync, the second byte ($53) will echo back when issuing the third byte of the Programming Enable instruction. Whether the echo is correct or not, all 4 bytes of the instruction must be transmitted. If the $53 did not echo back, give SCK a positive pulse and issue a new Programming Enable instruction. If the $53 is not seen within 32 attempts, there is no functional device connected. 4. If a Chip Erase is performed (must be done to erase the Flash), wait tWD_ERASE after the instruction, give RESET a positive pulse, and start over from Step 2. See Table 30 on page 68 for tWD_ERASE value. 5. The Flash or EEPROM array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. An EEPROM memory location is first automatically erased before new data is written. Use Data Polling to detect when the next byte in the Flash or EEPROM can be written. If polling is not used, wait tWD_PROG before transmitting the next instruction. See Table 31 on page 68 for tWD_PROG value. In an erased device, no $FFs in the data file(s) needs to be programmed. 6. Any memory location can be verified by using the Read instruction which returns the content at the selected address at the serial output MISO (PB6) pin. 7. At the end of the programming session, RESET can be set high to commence normal operation. 8. Power-off sequence (if needed): Set XTAL1 to ‘0’ (if a crystal is not used). Set RESET to ‘1’. Turn VCC power of Data Polling EEPROM When a byte is being programmed into the EEPROM, reading the address location being programmed will give the value P1 until the auto-erase is finished, and then the value P2. See Table 27 for P1 and P2 values. At the time the device is ready for a new EEPROM byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the values P1 and P2, so when programming these values, the user will have to wait for at least the prescribed time tWD_PROG before programming the next byte. See Table 30 for tWD_PROG value. As a chip-erased device contains $FF in all locations, programming of addresses that are meant to contain $FF, can be skipped. This does not apply if the EEPROM is reprogrammed without first chip-erasing the device. Table 27. Read back value during EEPROM polling Part P1 P2 AT90S2313 $80 $7F Data Polling Flash When a byte is being programmed into the Flash, reading the address location being programmed will give the value $7F. At the time the device is ready for a new byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the value $7F, so when programming this value, the user will have to wait for at least tWD_PROG before programming the next byte. As a chip-erased device contains $FF in all locations, programming of addresses that are meant to contain $FF, can be skipped. Figure 54. Serial Programming Waveforms 66 AT90S2313 AT90S2313 Table 28. Serial Programming Instruction Set Instruction Instruction Format Operation Byte 1 Byte 2 Byte 3 Byte4 1010 1100 0101 0011 xxxx xxxx xxxx xxxx Enable Serial Programming while RESET is low. 1010 1100 100x xxxx xxxx xxxx xxxx xxxx Chip Erase Flash and EEPROM memory arrays. 0010 H000 xxxx xxaa bbbb bbbb oooo oooo Read H (high or low) data o from Program memory at word address a:b. 0100 H000 xxxx xxaa bbbb bbbb iiii iiii Write H (high or low) data i to Program memory at word address a:b. Read EEPROM Memory 1010 0000 xxxx xxxx xbbb bbbb oooo oooo Read data o from EEPROM memory at address b. Write EEPROM Memory 1100 0000 xxxx xxxx xbbb bbbb iiii iiii Write data i to EEPROM memory at address b. 1010 1100 111x x21x xxxx xxxx xxxx xxxx Write Lock bits. Set bits 1,2=’0’ to program Lock bits. 0011 0000 xxxx xxxx xxxx xxbb oooo oooo Read Signature Byte o at address b.(1) Programming Enable Chip Erase Read Program Memory Write Program Memory Write Lock Bits Read Signature Bytes Note: a = address high bits b = address low bits H = 0 - Low byte, 1 - High Byte o = data out i = data in x = don’t care 1 = Lock bit 1 2 = Lock bit 2 Note: 1. The signature bytes are not readable in Lock mode 3, i.e. both Lock bits programmed. 67 Serial Programming Characteristics Figure 55. Serial Programming Timing MOSI tOVSH SCK tSLSH tSHOX tSHSL MISO tSLIV Table 29. Serial Programming Characteristics TA = -40°C to 85°C, VCC = 2.7 - 6.0V (Unless otherwise noted) Symbol Parameter Min 1/tCLCL Oscillator Frequency (VCC = 2.7 - 6.0V) tCLCL Oscillator Period (VCC = 2.7 - 6.0V) 1/tCLCL Oscillator Frequency (VCC = 4.0 - 6.0V) tCLCL Oscillator Period (VCC = 4.0 - 6.0V) tSHSL Typ 0 Max Units 4 MHz 250 ns 0 8 MHz 125 ns SCK Pulse Width High 2 tCLCL ns tSLSH SCK Pulse Width Low 2 tCLCL ns tOVSH MOSI Setup to SCK High tCLCL ns tSHOX MOSI Hold after SCK High 2 tCLCL ns tSLIV SCK Low to MISO Valid 10 16 32 Table 30. Minimum wait delay after the Chip Erase instruction Symbol 3.2V 3.6V 4.0V 5.0V tWD_ERASE 18 ms 14 ms 12 ms 8 ms Table 31. Minimum wait delay after writing a Flash or EEPROM location Symbol 3.2V 3.6V 4.0V 5.0V tWD_PROG 9 ms 7 ms 6 ms 4 ms 68 AT90S2313 ns AT90S2313 Electrical Characteristics Absolute Maximum Ratings* Operating Temperature................. -55°C to +125°C Storage Temperature ................... -65°C to +150°C Voltage on any Pin except RESET with respect to Ground ................-1.0V to VCC+0.5V Voltage on RESET with respect to Ground...-1.0V to +13.0V *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum Operating Voltage ...................... 6.6V DC Current per I/O Pin ........................ 40.0 mA DC Current VCC and GND Pins................ 200.0 mA 69 DC Characteristics TA = -40°C to 85°C, VCC = 2.7V to 6.0V (unless otherwise noted) Symbol VIL VIL1 Parameter Condition Input Low Voltage (Except XTAL1) Input Low Voltage (XTAL1) Min Typ -0.5 0.3 VCC -0.5 (1) 0.1 VCC + 0.5 V VCC + 0.5 V 0.6 0.5 V V 0.6 VCC VIH1 Input High Voltage (XTAL1) 0.7 VCC(2) (RESET) V V (Except XTAL1, RESET) (3) V VCC + 0.5 Input High Voltage Input High Voltage Units (1) (2) VIH VIH2 Max 0.85 VCC (2) IOL = 20 mA, VCC = 5V IOL = 10 mA, VCC = 3V VOL Output Low Voltage (Ports B,D) VOH Output High Voltage(4) (Ports B,D) IOH = -3 mA, VCC = 5V IOH = -1.5 mA, VCC = 3V IIL Input Leakage Current I/O pin Vcc = 6V, pin low (absolute value) 1.5 µA IIH Input Leakage Current I/O pin Vcc = 6V, pin high (absolute value) 980 nA RRST Reset Pull-up Resistor 100 500 kΩ RI/O I/O Pin Pull-Up Resistor 35 120 kΩ mA Power Supply Current Active Mode, VCC = 3V, 4MHz 3.0 ICC Idle Mode VCC = 3V, 4MHz 1.0 mA ICC Power Down Mode(5) VACIO Analog Comparator Input Offset Voltage VCC = 5V IACLK Analog Comparator Input Leakage Current VCC = 5V Vin = VCC/2 tACPD Analog Comparator Propagation Delay VCC = 2.7V VCC = 4.0V Notes: 70 4.3 2.3 V V WDT enabled, VCC = 3V 9 15.0 µA WDT disabled, VCC = 3V
Features • Utilizes the AVR® RISC Architecture • AVR - High-performance and Low-power RISC Architecture
• • • • • • • • – 118 Powerful Instructions - Most Single Clock Cycle Execution – 32 x 8 General Purpose Working Registers – Up to 10 MIPS Throughput at 10 MHz Data and Nonvolatile Program Memory – 2K Bytes of In-System Programmable Flash Endurance 1,000 Write/Erase Cycles – 128 Bytes of SRAM – 128 Bytes of In-System Programmable EEPROM Endurance: 100,000 Write/Erase Cycles – Programming Lock for Flash Program and EEPROM Data Security Peripheral Features – One 8-bit Timer/Counter with Separate Prescaler – One 16-bit Timer/Counter with Separate Prescaler, Compare, Capture Modes and 8-, 9- or 10-bit PWM – On-chip Analog Comparator – Programmable Watchdog Timer with On-chip Oscillator – SPI Serial Interface for In-System Programming – Full Duplex UART • Special Microcontroller Features – Low-power Idle and Power Down Modes – External and Internal Interrupt Sources • Specifications – Low-power, High-speed CMOS Process Technology – Fully Static Operation Power Consumption at 4 MHz, 3V, 25°C – Active: 2.8 mA – Idle Mode: 0.8 mA – Power Down Mode: 2 XTAL1 clock cycle High: > 2 XTAL1 clock cycles Serial Programming Algorithm When writing serial data to the AT90S2313, data is clocked on the rising edge of SCK. When reading data from the AT90S2313, data is clocked on the falling edge of SCK. See Figure 54, Figure 55 and Table 29 for timing details. To program and verify the AT90S2313 in the serial programming mode, the following sequence is recommended (See four byte instruction formats in Table 28): 1. Power-up sequence: Apply power between VCC and GND while RESET and SCK are set to ‘0’. If a crystal is not connected across pins XTAL1 and XTAL2, apply a clock signal to the XTAL1 pin. In some systems, the programmer can not guarantee that SCK is held low during power-up. In this case, RESET must be given a positive pulse of at least two XTAL1 cycles duration after SCK has been set to ‘0’. 2. Wait for at least 20 ms and enable serial programming by sending the Programming Enable serial instruction to the MOSI (PB5) pin. 65 3. The serial programming instructions will not work if the communication is out of synchronization. When in sync, the second byte ($53) will echo back when issuing the third byte of the Programming Enable instruction. Whether the echo is correct or not, all 4 bytes of the instruction must be transmitted. If the $53 did not echo back, give SCK a positive pulse and issue a new Programming Enable instruction. If the $53 is not seen within 32 attempts, there is no functional device connected. 4. If a Chip Erase is performed (must be done to erase the Flash), wait tWD_ERASE after the instruction, give RESET a positive pulse, and start over from Step 2. See Table 30 on page 68 for tWD_ERASE value. 5. The Flash or EEPROM array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. An EEPROM memory location is first automatically erased before new data is written. Use Data Polling to detect when the next byte in the Flash or EEPROM can be written. If polling is not used, wait tWD_PROG before transmitting the next instruction. See Table 31 on page 68 for tWD_PROG value. In an erased device, no $FFs in the data file(s) needs to be programmed. 6. Any memory location can be verified by using the Read instruction which returns the content at the selected address at the serial output MISO (PB6) pin. 7. At the end of the programming session, RESET can be set high to commence normal operation. 8. Power-off sequence (if needed): Set XTAL1 to ‘0’ (if a crystal is not used). Set RESET to ‘1’. Turn VCC power of Data Polling EEPROM When a byte is being programmed into the EEPROM, reading the address location being programmed will give the value P1 until the auto-erase is finished, and then the value P2. See Table 27 for P1 and P2 values. At the time the device is ready for a new EEPROM byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the values P1 and P2, so when programming these values, the user will have to wait for at least the prescribed time tWD_PROG before programming the next byte. See Table 30 for tWD_PROG value. As a chip-erased device contains $FF in all locations, programming of addresses that are meant to contain $FF, can be skipped. This does not apply if the EEPROM is reprogrammed without first chip-erasing the device. Table 27. Read back value during EEPROM polling Part P1 P2 AT90S2313 $80 $7F Data Polling Flash When a byte is being programmed into the Flash, reading the address location being programmed will give the value $7F. At the time the device is ready for a new byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the value $7F, so when programming this value, the user will have to wait for at least tWD_PROG before programming the next byte. As a chip-erased device contains $FF in all locations, programming of addresses that are meant to contain $FF, can be skipped. Figure 54. Serial Programming Waveforms 66 AT90S2313 AT90S2313 Table 28. Serial Programming Instruction Set Instruction Instruction Format Operation Byte 1 Byte 2 Byte 3 Byte4 1010 1100 0101 0011 xxxx xxxx xxxx xxxx Enable Serial Programming while RESET is low. 1010 1100 100x xxxx xxxx xxxx xxxx xxxx Chip Erase Flash and EEPROM memory arrays. 0010 H000 xxxx xxaa bbbb bbbb oooo oooo Read H (high or low) data o from Program memory at word address a:b. 0100 H000 xxxx xxaa bbbb bbbb iiii iiii Write H (high or low) data i to Program memory at word address a:b. Read EEPROM Memory 1010 0000 xxxx xxxx xbbb bbbb oooo oooo Read data o from EEPROM memory at address b. Write EEPROM Memory 1100 0000 xxxx xxxx xbbb bbbb iiii iiii Write data i to EEPROM memory at address b. 1010 1100 111x x21x xxxx xxxx xxxx xxxx Write Lock bits. Set bits 1,2=’0’ to program Lock bits. 0011 0000 xxxx xxxx xxxx xxbb oooo oooo Read Signature Byte o at address b.(1) Programming Enable Chip Erase Read Program Memory Write Program Memory Write Lock Bits Read Signature Bytes Note: a = address high bits b = address low bits H = 0 - Low byte, 1 - High Byte o = data out i = data in x = don’t care 1 = Lock bit 1 2 = Lock bit 2 Note: 1. The signature bytes are not readable in Lock mode 3, i.e. both Lock bits programmed. 67 Serial Programming Characteristics Figure 55. Serial Programming Timing MOSI tOVSH SCK tSLSH tSHOX tSHSL MISO tSLIV Table 29. Serial Programming Characteristics TA = -40°C to 85°C, VCC = 2.7 - 6.0V (Unless otherwise noted) Symbol Parameter Min 1/tCLCL Oscillator Frequency (VCC = 2.7 - 6.0V) tCLCL Oscillator Period (VCC = 2.7 - 6.0V) 1/tCLCL Oscillator Frequency (VCC = 4.0 - 6.0V) tCLCL Oscillator Period (VCC = 4.0 - 6.0V) tSHSL Typ 0 Max Units 4 MHz 250 ns 0 8 MHz 125 ns SCK Pulse Width High 2 tCLCL ns tSLSH SCK Pulse Width Low 2 tCLCL ns tOVSH MOSI Setup to SCK High tCLCL ns tSHOX MOSI Hold after SCK High 2 tCLCL ns tSLIV SCK Low to MISO Valid 10 16 32 Table 30. Minimum wait delay after the Chip Erase instruction Symbol 3.2V 3.6V 4.0V 5.0V tWD_ERASE 18 ms 14 ms 12 ms 8 ms Table 31. Minimum wait delay after writing a Flash or EEPROM location Symbol 3.2V 3.6V 4.0V 5.0V tWD_PROG 9 ms 7 ms 6 ms 4 ms 68 AT90S2313 ns AT90S2313 Electrical Characteristics Absolute Maximum Ratings* Operating Temperature................. -55°C to +125°C Storage Temperature ................... -65°C to +150°C Voltage on any Pin except RESET with respect to Ground ................-1.0V to VCC+0.5V Voltage on RESET with respect to Ground...-1.0V to +13.0V *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum Operating Voltage ...................... 6.6V DC Current per I/O Pin ........................ 40.0 mA DC Current VCC and GND Pins................ 200.0 mA 69 DC Characteristics TA = -40°C to 85°C, VCC = 2.7V to 6.0V (unless otherwise noted) Symbol VIL VIL1 Parameter Condition Input Low Voltage (Except XTAL1) Input Low Voltage (XTAL1) Min Typ -0.5 0.3 VCC -0.5 (1) 0.1 VCC + 0.5 V VCC + 0.5 V 0.6 0.5 V V 0.6 VCC VIH1 Input High Voltage (XTAL1) 0.7 VCC(2) (RESET) V V (Except XTAL1, RESET) (3) V VCC + 0.5 Input High Voltage Input High Voltage Units (1) (2) VIH VIH2 Max 0.85 VCC (2) IOL = 20 mA, VCC = 5V IOL = 10 mA, VCC = 3V VOL Output Low Voltage (Ports B,D) VOH Output High Voltage(4) (Ports B,D) IOH = -3 mA, VCC = 5V IOH = -1.5 mA, VCC = 3V IIL Input Leakage Current I/O pin Vcc = 6V, pin low (absolute value) 1.5 µA IIH Input Leakage Current I/O pin Vcc = 6V, pin high (absolute value) 980 nA RRST Reset Pull-up Resistor 100 500 kΩ RI/O I/O Pin Pull-Up Resistor 35 120 kΩ mA Power Supply Current Active Mode, VCC = 3V, 4MHz 3.0 ICC Idle Mode VCC = 3V, 4MHz 1.0 mA ICC Power Down Mode(5) VACIO Analog Comparator Input Offset Voltage VCC = 5V IACLK Analog Comparator Input Leakage Current VCC = 5V Vin = VCC/2 tACPD Analog Comparator Propagation Delay VCC = 2.7V VCC = 4.0V Notes: 70 4.3 2.3 V V WDT enabled, VCC = 3V 9 15.0 µA WDT disabled, VCC = 3V Comments are closed.
|
Details
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |